

## Truth Table

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ |  |
| L | L | Bus $\mathrm{B}_{0}-\mathrm{B}_{7}$ Data to Bus $\mathrm{A}_{0}-\mathrm{A}_{7}$ |
| L | H | Bus $\mathrm{A}_{0}-\mathrm{A}_{7}$ Data to Bus $\mathrm{B}_{0}-\mathrm{B}_{7}$ |
| H | X | HIGH Z State on $\mathrm{A}_{0}-\mathrm{A}_{7}, \mathrm{~B}_{0}-\mathrm{B}_{7}$ (Note 1) |

H = HIGH Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial
$\mathrm{X}=$ Immaterial
$\mathrm{Z}=$ High Impedance
Note 1: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

## Logic Diagram





| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (V) | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & -0.8 \\ & -0.6 \end{aligned}$ | V |

Capacitance

| Symbol | Parameter | Conditions | Typical | Units |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{C}_{/ / \mathrm{O}}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{f}=10 \mathrm{MHz}$ | 25 | pF |

## AC LOADING and WAVEFORMS Generic for LCX Family



FIGURE 1. AC Test Circuit ( $C_{L}$ includes probe and jig capacitance)

| Test | Switch |
| :--- | :--- |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PLZ }}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} ;$ and 2.7 V <br> $\mathrm{~V}_{\mathrm{CC}} \times 2$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V}$ |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |



Waveform for Inverting and Non-Inverting Functions

Propagation Delay. Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms


3-STATE Output High Enable and Disable Times for Logic


Setup Time, Hold Time and Recovery Time for Logic


FIGURE 2. Waveforms
(Input Characteristics; $\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ )

| Symbol | $\mathrm{V}_{\mathbf{C C}}$ |  |  |
| :--- | :--- | :--- | :--- |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ |  |  |
| $\mathbf{2 . 7 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ |  |  |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |


Physical Dimensions inches (millimeters) unless otherwise noted


## Physical Dimensions inches（millimeters）unless otherwise noted（Continued）



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

